In this tutorial paper we present equalization techniques to mitigate inter-symbol interference (ISI) in high-speed communication links. Both transmit and receive equalizers are analyzed and high-speed circuits implementing them are presented. It is shown that a digital transmit equalizer is the simplest to design, while a continuous-time receive equalizer generally provides better performance. Decision feedback equalizer (DFE) is described and the loop latency problem is addressed. Finally, techniques to set the equalizer parameters adaptively are presented.
Introduction
Recent advances in integrated circuit (IC) fabrication technology coupled with innovative circuit and architectural techniques led to the design of high performance digital systems. The complex systems are built by combining several ICs consisting of millions of transistors operating at multi-gigahertz frequency. These systems require efficient communication between multiple chips for proper functioning of the whole system. However, the off-chip bandwidth scales 1 at a much lower rate compared to the on-chip bandwidth, 2 thus making the communication link (also referred to as serial link) between chips the major bottleneck for the overall performance. For example, present day microprocessors run at several gigahertz clock rates, while the speed of the front-side bus is limited to less than a gigahertz. Due to these reasons, there is a great research interest to reduce the gap between the on-chip and off-chip bandwidth. A representative depiction of a communication link between two chips is shown in Fig. 1 . Dedicated circuits designed for high-speed operation
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Transmitter (Tx) are used as transmitter and receiver, to transmit and receive the data, respectively. The medium of transmission is called the channel which in the ideal case is a wire representing a short circuit. However, as the data rates increase, these wires behave as lossy transmission lines severely degrading the transmitted data symbols. Equalization is a well-known technique used to overcome non-idealities introduced by the channel. In this paper we present several equalization techniques that are amenable for high-speed operation. The organization of the paper is as follows. Section 2 briefly discusses different aspects of channel modeling, while different metrics used to evaluate the performance of the serial link are summarized in Section 3. Some equalizer background is presented in Section 4, and transmitter and receiver equalizer designs are considered in Section 5 and Section 6, respectively. The advantages of combined transmitter and receiver equalizers are presented in Section 7. Finally, the process of adapting of filter tap weights is discussed in Section 8.
Channel Modeling
There are several types of channels used in high-speed interconnects, primarily based on the target application. These channels can be broadly classified into three categories. First, for chip-to-chip communication on a printed circuit board (PCB), short well-controlled copper traces are used. Second, for systems such as localarea network (LAN) which require high-speed connection between two computers, coaxial cable is used as the transmission medium. Finally, copper traces along with backplane connectors are used for high-speed board-to-board communication systems such as routers. In this paper, we focus on the copper traces used for chipto-chip communication. However, the analysis and the design techniques are easily applicable to a wide range of other channels.
The copper traces commonly used on PCBs behave as lossy transmission lines at multi-gigahertz frequency range. The distributed nature of these transmission lines can be captured by a cascade of an infinitesimal length RLGC sections shown in Fig. 2 quantizing both space and time into sections that are small compared to the shortest wavelength of interest. Therefore, for high-speed designs a large number of RLGC sections are required to comprehend all the transmission line effects. The dominant sources of loss in these channels are due to the skin effect and dielectric loss. 4,5. The loss due to skin effect is proportional to v7 an d typically dominates the total loss at low frequencies. On the other hand, dielectric loss is proportional to /, and therefore, determines the total loss at high frequencies. The lumped RLGC sections are modified as shown in Fig. 3 to comprehend the frequency dependent nature of these loss mechanisms.
7 ' 8 However, with the increased number of nodes in each lumped section, coupled with the requirement of large number of cascaded sections to model the full channel, results in tremendous increase in the overall simulation time. These frequency dependent loss mechanisms also greatly depend on several factors such as the geometry of the traces, making the development of a generic channel model impractical. Due to these issues, channel models are most commonly developed by fitting measured data of each of the components. For example, the s-parameters of the PCB trace with a given geometry are determined by using field solvers such as ADS 9 and are combined with connector models supplied by the vendor to obtain the s-parameters for the complete channel. The S21 of a 20" differential micro-strip line on a FR4 board with two connectors, referred to as server channel, and a 6" differential micro-strip line on the same FR4 board indicated as desktop channel is shown in Fig. 4 . The s-parameters can be directly used in circuit-level simulators such as SPECTRE or equivalently an impulse response can be derived for system level simulators such as MATLAB. The second approach is more amenable for fast system-level simulations to evaluate the performance of various equalization and clock recovery schemes. Due to these reasons, the impulse response approach is used in this paper. The derived impulse response for the server and the desktop channel is shown in Fig. 5 . Since most practical channels are linear time-invariant systems, an impulse response is sufficient to completely characterize it. Before presenting various equalizer designs, we first briefly discuss the metrics used to evaluate the performance of high-speed serial links.
Performance Metrics
The primary performance metric in all applications employing serial links is bit error rate (BER). Most systems of interest require almost error-free operation (BER < 10~1
2 ). However, direct evaluation of such low BER in simulation is not a trivial task. So we will employ an indirect method in which we will calculate the noise margins and relate them to error-free operation. The biggest noise source in high-speed serial links is inter-symbol interference (ISI) a caused by the frequency dependent attenuation of the channel. 10 The noise margin degradation due to ISI is best quantified by an eye diagram. The eye diagrams at the receive end of the server channel obtained by transmitting 500 pseudo-random bits at 2Gbps and 5Gbps data rates are shown in Fig. 6(a) and Fig. 6(b) respectively. Note that the pseudo-random eye approaches worst-case eye only with very large number of transmitted bits. Even though these eye diagrams clearly indicate the noise margin degradation due to ISI at higher data rates, this approach has two main drawbacks. First, the accua Even though ISI is fully deterministic, we will refer to it as noise here without adhering to the definition of noise in the strict sense. rate estimation of worst-case noise margin degradation requires transmitting several thousands of bits, thus increasing the simulation times drastically. Second, this approach does not provide any design insight. We, therefore, employ an analytical method based on pulse response to evaluate the noise margins. Since ISI is completely deterministic in nature, it is possible to calculate the worst case noise margin degradation due to ISI. Consider the representative positive pulse response shown
Pre-cursor in Fig. 7 continue using it in this paper for its simplicity. Interested readers can refer to statistical approaches outlined m u. 12 ,i3,i4,i5 f or more accurate prediction of BER.
Other noise sources of concern include circuit noise, clock jitter induced noise, 15, 16 and power supply noise. 17 These noise sources are implementation dependent and so we will discuss them separately for each equalizer. In addition to the noise margins, other metrics of interest are circuit area, power consumption and ease of design.
Equalizers Background
The magnitude response of the server channel shown again in Fig. 9 illustrates high frequency attenuation due to both skin effect and dielectric loss. For example, the loss for 5 gigabit operation is approximately 12dB resulting in an almost closed eye (see Fig. 6(b) ). The frequency shaping filters that flatten the channel response till Nyquist frequency are called equalizers. These equalizers, therefore, reduce ISI and can increase the achievable data rates tremendously. The conceptual diagram illustrating two ways of performing equalization is shown in Fig. 9 . In the first method denoted by A, the low-frequencies of the signal spectrum are attenuated, while in the second method denoted by B, the high frequency signal spectrum is boosted in order to mitigate ISI. We now present several techniques and design tradeoffs in implementing these two types of equalizers.
Transmit Equalizers
Equalization can be performed either at the transmitter, or at the receiver, or both. In this section we will focus on the transmitter-side equalization. The transmit equalizer shown in Fig. 10 is a symbol spaced (symbol-period is denoted by A) finite impulse response (FIR) filter that pre-shapes or pre-distorts transmitted data so as to attenuate the low frequency portion of the signal spectrum while maintaining the high-frequency part intact. Because of this, the transmit equalizers are also referred to as de-emphasis, pre-emphasis, pre-distortion or pre-coding filters. 18 the pre-cursor and post cursor ISI is greatly reduced. This cursor-tap attenuation is due to peak transmit power constraint. Consider a practical implementation of a 2-tap pre-emphasis filter shown in Fig. 13 , where the tap weights are implemented by scaled tail current sources. These current sources are adjusted digitally by current-mode digital-to-analog converter (DAC), not shown in the figure. It is important to maintain the tail current sources in saturation to prevent reflections introduced by imperfect source termination. Therefore, the maximum output swing of the current mode driver is limited by the voltage headroom needed to maintain There are several limitations of transmit pre-emphasis. First, due to the signal attenuation transmit pre-emphasis can not improve SNR. Second, it is essential to maximize transmitted signal swings to incorporate large amount of equalization, thus resulting in excessive crosstalk. 25 Third, high resolution DACs are required to implement pre-emphasis filters to equalize channels containing large number of ISI terms. 26 Finally, despite transmit pre-emphasis there is considerable residual ISI which results in reduction of both timing and voltage margins, particularly at higher data rates.
Receive Equalizers
Receive-side equalization offers an alternate method to mitigate ISI without any peak power constraint. The loss in the channel is suppressed by boosting the high frequency signal spectrum rather than attenuating the low-frequency content. Due to the inherent gain in the system this method often results in larger noise margins. We now present different receive equalizer architectures.
Digital FIR equalizer
Linear transversal filter similar to the one used for transmit pre-emphasis can be used on the receive-side to perform equalization. Unlike the transmit pre-emphasis where the input to the filter is a binary signal, the input to the receive filter is channel output which is analog in nature. An analog to digital converter (ADC) is required to interface the channel output to the filter as shown in Fig. 14 . Symbolspaced delay is implemented by a register. ized by an ideal 3-tap receive FIR equalizer. The higher voltage margin obtained by receive equalization is clearly evident. However, there are two major bottlenecks in the practical implementation of this equalizer. First, the critical path shown in Fig. 14 limits the maximum operation frequency to only few hundred megahertz.
Well known techniques such as transposition 28 and parallelism 32 can be used to shorten critical path. Nevertheless, these transposed filters are still speed-limited to less than a gigabit data rate. Second, the practical usefulness of this equalizer is severely limited by the high-speed ADC requirement at the front-end. Even though high-speed ADCs are possible to design, 27 they add large power and area overhead.
Due to these constraints, digital FIR equalizers are employed only in medium rate interfaces such as broadband modems, 29 disk-drive read channels, 30, 31, 32, 33, 34 and gigabit ethernet. 35 ' 36 The price paid for high speed operation using digital FIR is excessive power consumption. For example, the equalizer in 34 consumes 1.2W for 2.3Gbps operation in 0.18/im CMOS process. This amount of power consumption is unacceptable in most serial-link applications which require integrating hundreds of equalizers on a single chip.
Analog FIR equalizer
An analog FIR equalizer obviates the need for a high-speed ADC and is therefore attractive for high-speed operation with potentially lower power consumption. A conceptual block diagram of an analog FIR equalizer is shown in Fig. 16 . Note that the high-speed ADC is replaced by a relatively simple sample and hold amplifier (SHA) circuit. As opposed to a digital delay in the case of digital FIR an analog delay chain is required to implement the analog FIR. This analog delay can be im-plemented using a replica delay line whose delay is locked to a delay locked loop or a phase locked loop operating at data rate. 37, 38 However, the FIR analog equalizer in its most primitive form suffers from many implementation difficulties. First, the settling time of the front-end SHA limits the overall operating speed. Second, the sampled signal experiences considerable attenuation due to the limited bandwidth of the delay elements in the delay chain. Moreover, this limited bandwidth induced error accumulates along the delay chain, thus limiting this technique to FIR filters with few taps. Finally at high data rates, the precise generation of analog delay consumes excessive power thus negating the primary benefit of an analog FIR equalizer. One alternate way to generate the analog delay is by using multiphase clocks. 39 The delay in the sampling clocks translates to the tap delay. Two time-interleaved architectures referred to here as Rotating Input Samples (RIS) 41 and Rotating Tap Weights (RTW) 42 employing multi-phase clocks to implement tap delay are presented. In the RIS method, a time interleaved TV-tap FIR filter is implemented by using M > N front-end SHAs clocked by multiple phases of a clock as shown in Fig. 17 matrix controlled by multi-phase clocks in a circular manner. This circular buffer architecture increases the minimum settling time of the SHA to more than a clock period. However, the complexity of the input sample rotating array and mismatches among various SHAs limit the maximum speed of this architecture to less than lGbps data rate. 39, 41 Alternately, in the RTW method, the tap weights are rotated instead of the input samples. 42 The conceptual operation of the RTW method is illustrated in Fig. 18 where SR denotes digital shift register. As in the RIS method, Fig. 18 . An analog FIR equalizer based on rotating tap weights.
the circuit employs time interleaved SHAs, but instead shifts the coefficients in a counter-clockwise manner to achieve the FIR filter functionality. By implementing the tap weights using digital words, the RTW method has distinct advantage over the RIS method because the time-interleaving is achieved by rotating digital tap weights, instead of analog input samples. However, RTW method still suffers from the mismatches in the SHAs and does not offer any advantage in high-speed designs employing analog tap coefficients. Parallelism along with time-interleaving can obviate the need for rotating input samples and rotating tap weights and hence permitting very high data rates. 43 The conceptual block diagram of a parallelized architecture is shown in Fig. 19 . In this example, 43 the high-speed front-end samplers track the input for two bit periods and hold the sampled value for the next six bit periods. It is well-known that current-mode signal processing can achieve higher speeds, is more efficient and is easier to implement than voltage-mode processing. Therefore, front-end samplers are typically followed by voltage-to-currents (V2I) converters and the operations required for equalization (addition and multiplication) are performed in current domain. Each V2I output is replicated into four interleaved equalizers by simple current mirroring thus accomplishing an effective input sample rotation. The tap-weight multiplication is performed by a currentmode DAC while the summation is achieved by simply shorting the DAC current outputs. Employing parallelism, time-interleaving and current-mode signal process- ing, this architecture is suitable for equalizing multi-gigabit serial links, albeit at the expense of increased power and area incurred due to massive parallelism.
Continuous time equalizers
The discrete-time receive equalizers discussed thus far need sampling front-end to perform equalization. This requirement results in two drawbacks. First, the sampling clock-jitter reduces the effectiveness of the equalization. Second, in a truly serial communication system, the clock is recovered from the incoming data. However, due to the sampling front-end, the clock recovery loop needs to operate on raw channel output resulting in an excessive jitter in the recovered clock. 44 ' 45 In order to circumvent the clock recovery problem, practical serial links employing discrete-time FIR equalizers are limited to source synchronous interfaces 43 containing a separate clock channel as shown in Fig. 20 . A continuous-time circuit that can provide high-frequency boost is a very attractive alternative to the transversal filters employing sampling front-ends. A continuous-time equalizer is a simple one tap continuous-time circuit with high-frequency gain boosting transfer function that effectively flattens the channel response. As an example, the required frequency shaping can be achieved by a simple RC network as shown in Fig. 21 . The resistor attenuates the low-frequency signals while the capacitor allows the high-frequency signal content, thus resulting in high frequency gain boosting. The transfer function and the pole zero frequencies are given by:
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so reasonable amounts of equalization can be achieved by choosing appropriate component values that set the required gain-boosting. For example, the equalizer obtained with Ri = 200f2, C\ = lpF, R2 = 6517 and C2 = O.lpF, results in considerable eye-opening at 5Gbps on the server channel as shown in Fig. 22 . There are two main disadvantages with simple passive RC equalizers. First, the RC network introduces large impedance discontinuity at the channel and equalizer interface. Impedance matching networks, 54 often employing inductors, can be used to prevent the discontinuity. However, the large inductors make this approach less suitable for on-chip integration. Second, this method can not improve SNR, since equalization is performed by attenuating low-frequency signal spectrum much like transmit preemphasis. Due to these reasons, this technique has limited use in high-speed serial links.
It is desirable to have a gain greater than one at all frequencies to maximize the benefit from receiver-side equalization. Therefore, equalizers using active circuit elements rather than passive components are required to achieve gains greater than one. Active filters with desired frequency response can be designed using standard filter design techniques. 46 Such standard filters are typically implemented either with operational amplifiers in negative feedback or Gm-C filter topology. However, the negative feedback as used in these systems greatly degrades the maximum oper- ating frequency thus, limiting the usefulness of such equalizers to only few hundred megahertz. 47, 48, 49 Recent attempts however focus on open loop equalizer architectures to overcome bandwidth penalty due to negative feedback. 50 There are several wide-band amplifier design techniques that can provide the required high frequency boost for equalization. These techniques include bandwidth enhancement by zeros, and tuned and/or cascaded amplifiers. 54 As noted earlier in the design of passive equalizer, the parallel RC combination introduces real zero in the transfer function, potentially providing gain-peaking. The active-equivalent of the passive equalizer can be designed by degenerating a source-coupled pair with the parallel RC network as shown in Fig. 23 . 51 ' 52 The transfer function and the associated pole-zero locations are given by: The continuous-time equalizer implemented in a 0.18/im CMOS process operating with 1.8V supply and consuming less than lOmW of power, provides a gain boost of 8dB at 2.5GHz as depicted in Fig. . The equalized eye diagram at 5Gbps data rate shown in Fig. 24 displays 120ps of timing margin with at least lOOmV of voltage margin. Thus, compared with transmit pre-emphasis, continuous-time receive equalizer provides 65% more timing margin reinforcing the benefit of receiveside equalization. The maximum gain boosting achieved by this method is limited by the bandwidth of the amplifier due to the load capacitance (0^2 )• Inductive peaking shown in Fig. 25(a) 53 or neutralization as shown in Fig. 25(b) , 54 can be used to increase the amplifier bandwidth and hence improve gain-boost factor. Also, a cascade of these equalizer stages can provide higher gain without sacrificing the bandwidth. 54, 55 It is worth mentioning that gain peaking can also be achieved by zeros introduced by the load inductor as shown in Fig. 26 . 56 The equalizer output is the weighted sum of the flat gain amplifier output and the gain peaked amplifier output. Implemented in 150GHz /j* BiCMOS process, this equalizer provides almost 30dB gain boost at 7GHz and achieves lOGbps data rate on a channel consisting of 15 feet of coaxial cable. The large gain-boosting using a single stage was possible due to large (9GHz) amplifier bandwidth. However, this equalizer consumes 200mW of power, making it less attractive for main-stream serial links. can be implemented if one can design high-bandwidth analog-delay elements. A lOGbps continuous-time analog FIR equalizer using distributed techniques to generate the analog delay is recently proposed. 57 The precise delay is generated by potential high speed advantage, it is not practical at medium to high data rates (5 to lOGbps) due to the requirement of very long well-controlled on-chip transmission lines or large number of area consuming inductors. 
Noise enhancement
We have thus far presented techniques for suppressing ISI, without alluding to other noise sources in the system. In this section we focus on the noise introduced by the continuous-time equalizer itself. The gain-peaking transfer function of the equalizer amplifies the high frequency noise potentially degrading the noise margin. Also in equalizers employing multiple stages, the first stage generally dominates the overall noise. b We now estimate the noise contribution of a single equalizer stage shown in Fig. 23 The output noise is typically dominated by the input transistor pair. The one-sided voltage noise power spectral density of the input transistor given by Vf n = 4kTj /g m is amplified by the equalizer transfer function resulting in an total output noise
For the equalizer used to achieve about 8dB gain boost at 2.5GHz in 0.18^trra CMOS technology, the output referred rms noise voltage w V 2 n Tota i is less than lmV rms . For links operating with at least several tens of millivolts of signal swings, this noise enhancement does not limit the overall performance.
Decision feedback equalization
The problem of noise enhancement can be completely eliminated by using Decision Feedback Equalizer (DFE) shown in Fig. 28 . Unlike the aforementioned equalizers, DFE utilizes the previous decisions to estimate and cancel the ISI introduced by the lossy channel. The feedback filter, estimates the ISI based on previous decisions, and therefore, can only cancel post-cursor ISI (i.e. ISI caused by previous symbols). Since the ISI cancellation is based on previous decisions, without highfrequency boost, it is inherently immune to noise enhancement. There are three design issues with the DFE design. First, the effectiveness of ISI cancellation is based on the assumption that all previous decisions are correct and therefore bit errors can exacerbate ISI instead of cancelling it. This problem is referred to as error propagation. However, in the case of serial-links with required BER < 10~1 2 error propagation does not degrade the performance. 58 Second, DFE can cancel only post-cursor ISI, and therefore, a separate feed-forward filter is required to cancel pre-cursor ISI. The analog FIR equalizer or transmit pre-emphasis 25 ' 64 optimized to cancel pre-cursor ISI can be used. Finally, the DFE implementation suffers from the feed-back loop latency illustrated as critical timing path in Fig. 28 . The loop latency due to the input slicer regeneration time and the coefficient DAC settling time should be less than the bit period in order for the feedback to cancel the first post cursor ISI. However, at high data rates, this loop delay is more than several bit periods. Decision look-ahead schemes as shown for a single bit case in Fig. 29 are "In an equalizer employing cascaded stages, low frequency input referred noise can be amplified if the DC gain is less than one. used to circumvent the latency i ssue . 59 > 60 > 61 ' 62 > 63 Two parallel receivers resolve the channel output for the two possible previous outputs (+1,-1). The correct output is then selected by the previous bit using a simple multiplexor. Note that the hardware to implement this look-ahead scheme grows exponentially with the number of taps, thus limiting it to only few taps in practical implementations.
Transmit and Receive Equalizers
We have considered transmit and receive equalizers independently thus far. As mentioned earlier, transmit pre-emphasis suffers from peak power constraint and the receive equalizer performance is constrained by several non-idealities such as the limited amplifier bandwidth, noise enhancement and amplifier non-linearity. However, some of these issues can be circumvented by using both transmit and receive equalizers together. Employing a 3-tap transmit pre-emphasis filter and a single stage receive equalizer the eye diagram shown in Fig. 30 timing margin with at least lOOmV voltage margin. The amount of equalization performed by receiver and the transmitter can be evaluated by the pulse responses shown in Fig. 31 . Fig. 31 (a) displays the raw 8Gbps pulse response clearly illustrating both pre-cursor and post-cursor ISI. Fig. 31(b) depicts the receive equalized pulse response. There are two important things to note. First, the receive equalizer amplifies the cursor tap while attenuating post-cursor ISI. Second, the dominant left-over ISI is due to first pre-cursor and post-cursor terms. Therefore, a 3-tap pre-emphasis is used to reduce these ISI terms as shown in Fig. 31(c) . 
Adaptation
In a practical transmission system, the exact channel characteristics are not known a priori. Therefore, making the pre-designed equalizer grossly sub-optimal. For example, the channel length can vary from one application to another, or the loss profile of the channel may vary due to the variations in the PCB fabrication process. Due to these reasons, the equalizer coefficients are set adaptively. The conceptual block diagram illustrating the operation of an adaptive equalizer is shown in Fig. 32 . In this generic block diagram the equalizer could be of any type - There are several algorithms 65 that can be used for adapting the equalizer. Of these the most popular ones for compact hardware implementation are the Least Mean Squares (LMS) and the Zero-Forcing (ZF) algorithms or their variants. The LMS algorithm optimizes the filter coefficients based on minimizing the mean squared error. The coefficient update equation in the LMS algorithm is given by "Eq. (13) 
"Eq. (14)" obviates the need for an analog multiplier, thus making it more amenable for on-chip integration. 58 ' 66 ' 67 The adaptation engine consists of UP/DOWN counters that count up or down according to the product of the error sign and the data sign. Since a quantized error is used to update the tap weights, the convergence time of sign-sign LMS is generally worse than the traditional LMS algorithm. In most serial-link applications, this increased convergence time is not a problem.
Training sequences, as shown in Fig. 33 
Conclusions
We have presented different equalizer architectures suitable for medium-to-high data rate serial-link applications. Design trade-offs in both transmit-side and receiveside equalizers were presented. Transmit pre-emphasis suffers from peak power constraint while receive equalizer performance is limited by amplifier bandwidth. The availability of high fr transistors coupled with the need for large amounts of equalization will make receive equalization a very attractive alternative in the future. Finally, techniques to adaptively set equalizer settings were described.
